An Analysis Tool Set for Reconfigurable Media Processing
نویسندگان
چکیده
Existing media processing solutions such as general purpose processors with media acceleration support or application specific hardware units fail to satisfy the constraints of low power, less silicon area and varying computing demands of the applications. Our research effort aids the design of a dynamically reconfigurable processor through the use of a set of analysis and design tools. This paper describes a part of the first of a set of three tools. These are intended to help hardware and system designers arrive at optimal hardware software codesigns for applications of a given class. The reconfigurable computing devices thus designed, will be able to adapt the underlying hardware dynamically in response to changes in the input data or processing environment.
منابع مشابه
A Framework for the Design of the Heterogeneous Hierarchical Routing Architecture of a Dynamically Reconfigurable Application Specific Media Processor
We have recently proposed a tool set that will aid the design of a dynamically reconfigurable processor through the use of a set of analysis and design tools. As part of the tool set, in this paper we propose a heterogeneous hierarchical routing architecture. Compared to hierarchical and symmetrical FPGA approaches building blocks are of variable size. This results in heterogeneity between grou...
متن کاملPattern Recognition Tool to Detect Reconfigurable Patterns in MPEG4 Video Processing
Current approaches towards building a reconfigurable processor are targeted towards general purpose computing or a limited range of media specific applications and are not specifically tuned for mobile multimedia applications. The increasing demand for mobile multimedia processing with stringent constraints for low power, low chip area and high flexibility at both the encoder and decoder natura...
متن کاملArea-Efficient Reconfigurable Architecture for Media Processing
An area-efficient dynamically reconfigurable architecture is proposed, which is dedicated to media processing. To implement a compact but high performance device, which can be used in consumer applications, the reconfigurable architecture distinctively performs 8-bit operations required for media processing whereas fine-grained operations are executed with the cooperation of a host processor. A...
متن کاملImplementation of a Coarse-Grained Reconfigurable Media Processor for AVC Decoder
ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) is a templatized coarse-grained reconfigurable processor architecture. It targets at embedded applications which demand high-performance, low-power and high-level language programmability. Compared with typical VLIW-based DSP, ADRES can exploit higher parallelism by using more scalable hardware with support of novel compilatio...
متن کاملGeneral-purpose Architectures for Media Processing and Database Applications
Workloads on general-purpose computing systems have changed dramatically over the past few years, with greater emphasis on emerging compute-intensive applications such as media processing and databases. However, until recently, most high performance computing studies have primarily focused on scientific and engineering workloads, potentially leading to designs not suitable for these emerging wo...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2003